AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the Application:

LISTING OF CLAIMS:

1. (Currently Amended) A chip scale package (CSP) structure for an image sensor, comprising:

a semi-conductor image sense chip;

multiple bonding pads formed on a top face of the semi-conductor image sense chip;

a conducting wire extending from each of the multiple bonding pads by wire-bonding; and

a liquefied jelly-like gelatinous material covered with covering the top face of the semi-conductor image sense chip and forming a transparent layer on the top face of the semi-conductor image sense chip after drying up, the transparent layer being a single layer structure having a thickness being equal to a height of each of the conduct conducting wire relative to the top face of the semi-conductor image sense chip.

2. (Original) The CSP structure as claimed in claim 1, wherein the transparent layer comprises a top face ground and burnished to form a plane that is

parallel to the top face of the semi-conductor image sense chip and a periphery covered by a shelter to prevent the light from laterally penetrating into the chip scale package structure and influencing the quality of the images that is collected by the chip scale package structure.

- 3. (Currently Amended) The CSP structure as claimed in claim 2, wherein a metal solder ball is planted on a free end of each of the eonduct conducting wires and electrically connected to a flexible printed circuit (FPC), the FPC having a window defined therein and corresponding to a sensing area of the semi-conductor image sense chip and a conducting circuit formed on a bottom face of the FPC, the conducting circuit including multiple first solder points formed near a periphery of the window and the number of the first solder points corresponding to that of the eonduct conducting wire, the conducting circuit having multiple second solder points formed near one side of the FPC.
- 4. (Currently Amended) The CSP structure as claimed in claim 3, wherein the second solder points of the conducting circuit are arrange arranged in an array.
- 5. (Original) A chip scale package (CSP) structure for an image sensor, comprising a semi-conductor image sense chip having multiple bumps formed on a top face of the semi-conductor image sense chip and a transparent layer attached to the top face of the semi-conductor image sense chip, the transparent layer having a thickness being equal to that of each of the bumps.

- 6. (Currently Amended) The CSP structure as claimed in claim 5, wherein the transparent layer is a transparent glass plate that includes including multiple penetration holes defined therein, each penetration hole aligning with a corresponding one of the multiple bumps such that each bump extends to a top face of the transparent glass plate.
- (Currently Amended) The CSP structure as claimed in claim 6, 7. wherein the transparent layer is a transparent glass plate and has a has having an area being equal to that of the semi-conductor image sense chip, the transparent glass plate having an a periphery covered by a shelter to prevent the light from laterally penetrating into the chip scale package structure and influencing the quality of the images that is collected by the chip scale package structure, wherein a metal solder ball is planted on a free end of each of the multiple bumps and electrically connected to a flexible printed circuit (FPC), the FPC having a window defined therein and corresponding to a sensing area of the semi-conductor image sense chip and a conducting circuit, the conducting circuit including multiple first solder points formed near a periphery of the window, the number of the first solder points corresponds corresponding to that of the bumps, the conducting circuit including multiple second solder points formed near one side of the FPC.
- 8. (Currently Amended) The CSP structure as claimed in claim 5, wherein said transparent layer is made from a gelatinous liquefied jelly-like

material eover with covering the top face of the semi-conductor image sense chip and forming a transparent layer on the top face of the semi-conductor image sense chip after drying dried up.

- 9. (Original) The CSP structure as claimed in claim 8, wherein the transparent layer comprises a top face ground and burnished to form a plane that is parallel to the top face of the semi-conductor image sense chip and a periphery covered by a shelter to prevent the light from laterally penetrating into the chip scale package structure and influencing the quality of the images that is collected by the chip scale package structure.
- 10. (Currently Amended) The CSP structure as claimed in claim 9, wherein the a metal solder ball <u>is</u> planted on a free end of each of the multiple bumps and <u>is</u> electrically connected to a flexible printed circuit (FPC), the FPC having a window defined therein and corresponding to a sensing area of the semi-conductor image sense chip and a conducting circuit, the conducting circuit including multiple first solder points formed near a periphery of the window, the number of the first solder points corresponds corresponding to that of the <u>multiple</u> bumps, the conducting circuit including multiple second solder points formed near one a side of the FPC.